A new fast-locking scheme is applied to a clock and data recovery (CDR) circuit based on a phase-locked loop. Locking time is reduced by using an autonomously reconfigurable charge pump and loop filter. A 1.25 Gbit=s prototype CDR circuit has been implemented in a 0.18 mm CMOS technology.
Introduction: Clock and data recovery (CDR) circuits are commonly used in high-speed data transmission systems. The PLL is a popular basis for CDR architectures. In networks with fast switching between nodes, its short locking time reduces the number of preamble bits required and results in higher efficiency [1] .
Architecture overview: A generic PLL-based CDR architecture that acquires frequency and phase lock in two steps is considered. At start-up, LOOP I uses a single voltage-controlled oscillator (VCO) to lock to the system frequency with the help of the reference clock. The lock detector monitors the frequency error, which is the difference between the reference frequency and the dividend frequency. After the VCO clock reaches the system frequency, the LOCK signal is generated and LOOP I is turned off while LOOP II is turned on. LOOP II tracks the phase of the internally generated VCO clock with respect to the data and aligns the clock such that its rising edge is in the middle of the data eye. The lock detector continues to operate so that LOOP I can be reactivated if the lock is lost as a result of unexpected noise. In addition to these conventional functionalities, we introduce a PRELOCK signal, which indicates that the CDR is about to be locked. The PRELOCK signal is activated within a wider error margin than the lock signal, and changes the CDR's charge pump current and the loop filter's capacitances. By switching the current and capacitances, it is possible to change the bandwidth of the CDR without a loss of loop stability, thereby decreasing the locking time.
The open-loop gain of the PLL is the product of the gain of the phase frequency detector and charge pump, the VCO gain, and the loop filter gain, divided by the gain of the feedback counter modulus N. A plot of the open-loop gain and phase for a stable loop using a second-order loop filter is shown in Fig. 1 . We can determine that the open-loop gain L(s) of the loop using a second-order loop filter is
and the locations of the pole and zero are
Fig. 1 Bode plot of open-loop response
The open-loop bandwidth and phase margin of a third-order PLL can be calculated in terms of the frequency o, the pole and zero of the filter, and the design constants I P , K VCO and N:
We would ideally like to shift the curve of Fig. 1 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open-loop gain and phase relationships. Both curves give the same phase margin and so we would expect a PLL with this modified response to be just as stable. To maintain the same relationship between gain and phase at twice the original cutoff frequency, the open-loop bandwidth equation needs to be compensated.
Increasing the charge pump current by a factor of M 2 while reducing the loop filter resistance by M increases the loop bandwidth by M while leaving the phase margin unchanged. For example, Fig. 2 shows a PLL with a previously known fast-locking scheme [2] . However, the use of this fast-locking scheme for the CDR requires a higher charge pump current to guarantee the stability of the loop. Achieving the transition between fast-locking and normal mode by changing the resistance also disturbs the control voltage.
Fig. 2 Phase-locked loop with previously known fast-locking scheme
To alleviate the above problems, we propose a new reconfigurable loop filter and charge pump technique. Our concept is to increase the charge pump current by a factor of M while decreasing the loop filter capacitances by the same factor. This increases the loop bandwidth by M while leaving the phase margin unchanged. In this design, we set M to 2, doubling the charge pump current and halving the loop filter capacitances. Fig. 3 shows the structure of our autonomously reconfigurable charge pump and loop filter. One of the main differences from the conventional design of Fig. 2 is that the lock detector is integrated on the chip and includes the new PRELOCK facility. It is difficult to change K VCO directly, but the charge pump current and loop filter parameters are relatively easy to adjust. Doubling the charge pump current to achieve a fast-locking mode is straightforward, but adjusting the capacitance affects the charge pump current and loop filter capacitance, which relate to charge injection and clock feed-through during mode transitions. To overcome this potential drawback, half-size dummy switches controlled by complementary signals are added to compensate for the charge injected from the channel. We also use wider channel switches to reduce the turn-on time and series resistances. Furthermore, we employ a voltage buffer to maintain a constant voltage between the two capacitances and to prevent charge sharing during the transition between modes. When the PRELOCK signal is generated, the voltage buffer and inner switches are turned off and the outer switches are turned on. Operational measurements: Our CDR circuit has been implemented in a 0.18 mm 1.8 V mixed-signal CMOS process. Fig. 4 shows a microphotograph of the resulting 1.25 Gbit=s CDR, which includes a deserialiser, a word aligner, and test logic such as a BER detector. The width of the CDR circuit is 1600 mm, its length is 440 mm, and its active area is about 0.7 mm 2 . We compared this CDR, which has two-loop architecture and uses our autonomously reconfigurable structure, with a conventional CDR of otherwise similar design. The control voltages were measured using a unity gain amplifier. Fig. 5 compares the locking time of the non-reconfigurable CDR with that of our circuit. Note that Fig. 5b shows the PRELOCK signal that is used by our CDR. 
